Tony ZHANG
Published © MIT

FPGA Combination Locker (VHDL) on Nexys4 Board

Use VHDL to implement a simple digital Combination Locker State Machine on the Nexys4 FPGA Board. Designed in Xilinx Vivado.

AdvancedShowcase (no instructions)5 hours1,246
FPGA Combination Locker (VHDL) on Nexys4 Board

Things used in this project

Hardware components

Digilent Nexys4 FPGA Board
×1

Story

Read more

Schematics

Github

Code

Github

Credits

Tony ZHANG

Tony ZHANG

15 projects • 78 followers
I'm an Embedded Software Engineer who like DIY electronic. linkedin.com/in/faweiz

Comments