Signaloid C0-microSD Reference Design Build

Develop unique references for the all new FPGA Platform
Signaloid C0-microSD Reference Design Build
Signaloid C0-microSD Reference Design Build
View sectionView section
Contest Status
Learn more about PRO
Timeline

Challenge begins

March 5, 2025 at 12:00 PM PST

Proposal submissions close

August 5, 2025 at 12:00 PM PDT

Contenders announced

August 5, 2025 at 8:00 PM PDT

Solutions due

September 17, 2025 at 12:00 PM PDT

Solutions revealed

Sep 17, 2025