DSP for FPGA: Simple FIR Filter in Verilog - Hackster.io

DSP for FPGA: Simple FIR Filter in Verilog

This project walks through how to implement a simple FIR filter with pre-generated coefficients in Verilog.

Read up about this project on

DSP for FPGA: Simple FIR Filter in Verilog

Whitney Knitter

73 58,088